

WHAT IS CLAIMED IS:

1. A semiconductor memory device comprising:
  - word lines formed along a first direction;
  - bit lines formed along a second direction which intersects the first direction;
  - memory cells including magneto-resistive elements and arranged at intersections of the word lines and the bit lines;
  - a row decoder which selects at least one of the word lines;
  - a column decoder which selects at least one of the bit lines; and
  - a write circuit which supplies first and second write currents to a selected word line and selected bit line selected by the row decoder and column decoder respectively and writes data into a selected memory cell arranged at the intersection of the selected word line and the selected bit line, the write circuit changing the current values of the first and second write currents according to a temperature change.
2. The device according to claim 1, wherein the write circuit includes first and second MOS transistors which respectively supply the first and second write currents to the selected word line and selected bit line; and
  - a current source circuit which supplies currents to the first and second MOS transistors by current

mirrors; and

the supply currents have a temperature dependency.

3. The device according to claim 1, wherein the write circuit includes a first MOS transistor group which supplies the first write current to the selected word line; and

5 a second MOS transistor group which supplies the second write current to the selected bit line, and

10 the number of MOS transistors which are set in an ON state in the first and second MOS transistor groups decreases with a temperature rise.

4. The device according to claim 3, further comprising a holding circuit which holds information of MOS transistors to be set in the ON state in the first 15 and second MOS transistor groups for respective temperatures; and

a readout circuit which reads out information from the holding circuit according to a temperature to control ON/OFF states of the MOS transistors in the 20 first and second MOS transistor groups.

5. The device according to claim 4, further comprising a write current setting circuit which searches for optimum current values of the first and second write currents according to a temperature and 25 wherein the information held in the holding circuit is based on the current values of the first and second write currents obtained in the current setting

circuit.

6. The device according to claim 5, further comprising a data pattern generator which generates a data pattern to be written into the memory cell when optimum current values of the first and second write currents are searched for according to the temperature,

5 wherein the current setting circuit includes: a comparator circuit which compares the data pattern generated from the data pattern generator with readout data read out from the memory cell; and

10 a count circuit which counts the number of times which the result of comparison by the comparator circuit has indicated coincidence, and

15 the holding circuit holds information relating to current values of the first and second write currents obtained when the count number in the count circuit becomes maximum.

7. The device according to claim 1, further comprising a write current setting circuit which searches for optimum current values of the first and second write currents according to a temperature;

20 a holding circuit which holds information relating to the current values of the first and second write currents obtained by the write current setting circuit together with temperature data; and

25 a readout circuit which reads out information held in the holding circuit according to a temperature,

wherein the write circuit supplies the first and second write currents based on the information read out from the holding circuit by the readout circuit.

8. The device according to claim 7, further  
5 comprising a data pattern generator which generates a data pattern to be written into the memory cell when optimum current values of the first and second write currents are searched for according to the temperature,

wherein the current setting circuit includes: a  
10 comparator circuit which compares the data pattern generated from the data pattern generator with readout data read out from the memory cell; and

15 a count circuit which counts the number of times which the result of comparison by the comparator circuit has indicated coincidence, and

the holding circuit holds information relating to current values of the first and second write currents obtained when the count number in the count circuit becomes maximum.

20 9. The device according to claim 1, wherein the current values of the first and second write currents are different from each other.

10. The device according to claim 1, wherein the write circuit changes a ratio of the current values of  
25 the first and second write currents according to a temperature.

11. A semiconductor memory device comprising:

word lines formed along a first direction;

bit lines formed along a second direction which intersects the first direction;

5 memory cells including magneto-resistive elements and arranged at intersections of the word lines and the bit lines;

a row decoder which selects at least one of the word lines;

10 a column decoder which selects at least one of the bit lines; and

15 a write circuit which respectively supplies first and second write currents to a selected word line and selected bit line selected by the row decoder and column decoder and writes data into a selected memory cell arranged at the intersection of the selected word line and the selected bit line; the write circuit changing the current values of the first and second write currents according to a temperature change and changing one of the first and second write currents 20 according to write data.

25 12. The device according to claim 11, wherein the write circuit includes first and second MOS transistors which respectively supply the first and second write currents to the selected word line and selected bit line; and

a current source circuit which supplies currents to the first and second MOS transistors by current

mirror; and

the supply currents have a temperature dependency.

13. The device according to claim 11, wherein the  
write circuit includes a first MOS transistor group  
5 which supplies the first write current to the selected  
word line; and

a second MOS transistor group which supplies the  
second write current to the selected bit line, and

10 the number of MOS transistors which are set in an  
ON state in the first and second MOS transistor groups  
decreases with a temperature rise.

14. The device according to claim 13, further  
comprising a holding circuit which holds information of  
MOS transistors to be set in the ON state in the first  
15 and second MOS transistor groups for respective  
temperatures; and

a readout circuit which reads out information from  
the holding circuit according to a temperature to  
control ON/OFF states of the MOS transistors in the  
20 first and second MOS transistor groups.

15. The device according to claim 13, wherein the  
write circuit includes a first MOS transistor which  
supplies the first write current to the selected word  
line;

25 a second MOS transistor which supplies the second  
write current to the selected bit line from one end  
thereof;

a third MOS transistor which supplies the second write current to the selected bit line from the other end thereof; and

5 a current source circuit which supplies currents to the first to third MOS transistors by current mirrors, and

the supply currents have a temperature dependency.

16. The device according to claim 15, further comprising a write current setting circuit which 10 searches for optimum current values of the first and second write currents according to a temperature;

15 a holding circuit which holds information relating to the current values of the first and second write currents obtained in the current setting circuit together with temperature data; and

a readout circuit which reads out the information held in the holding circuit according to a temperature, and

20 wherein the write circuit supplies the first and second write currents based on the information read out from the holding circuit by the readout circuit.

17. The device according to claim 16, further comprising a data pattern generator which generates a data pattern to be written into the memory cell when 25 optimum current values of the first and second write currents are searched for according to the temperature,

wherein the current setting circuit includes: a

comparator circuit which compares the data pattern generated from the data pattern generator with readout data read out from the memory cell; and

5           a count circuit which counts the number of times which the result of comparison by the comparator circuit has indicated coincidence, and

10           the holding circuit holds information relating to current values of the first and second write currents obtained when the count number in the count circuit becomes maximum.

18. The device according to claim 11, wherein the write circuit includes a first MOS transistor which supplies the first write current to the selected word line;

15           a second MOS transistor which supplies the second write current to the selected bit line from one end thereof; and

20           a third MOS transistor which supplies the second write current to the selected bit line from the other end thereof, and

the second and third MOS transistors change supply currents according to write data.

19. The device according to claim 18, which further comprising a write current setting circuit 25 which searches for optimum current values of the first and second write currents according to a temperature;

a holding circuit which holds information relating

to the current values of the first and second write currents obtained by the write current setting circuit together with temperature data; and

5        a readout circuit which reads out information held in the holding circuit according to a temperature, and wherein the write circuit supplies the first and second write currents based on the information read out from the holding circuit by the readout circuit.

10      20. The device according to claim 19, further comprising a data pattern generator which generates a data pattern to be written into the memory cell when optimum current values of the first and second write currents are searched for according to the temperature,

15      wherein the current setting circuit includes a comparator circuit which compares the data pattern generated from the data pattern generator with readout data read out from the memory cell; and

20      a count circuit which counts the number of times which the result of comparison by the comparator circuit has indicated coincidence, and

the holding circuit holds information relating to current values of the first and second write currents obtained when the count number in the count circuit becomes maximum.

25      21. The device according to claim 11, wherein the write circuit includes a first MOS transistor group which supplies the first write current to the selected

word line;

a second MOS transistor group which supplies the second write current to the selected bit line from one end thereof; and

5 a third MOS transistor group which supplies the second write current to the selected bit line from the other end thereof, and

the number of MOS transistors which are set in an ON state in the first to third MOS transistors  
10 decreases with a temperature rise.

22. The device according to claim 21, further comprising a holding circuit which holds information of MOS transistors to be set in the ON state in the first to third MOS transistor groups for respective temperatures; and

a readout circuit which reads out information from the holding circuit according to a temperature to control ON/OFF states of the MOS transistors in the first to third MOS transistor groups.

20 23. The device according to claim 21, further comprising a write current setting circuit which searches for optimum current values of the first and second write currents according to a temperature; and

25 a holding circuit which holds information relating to the current values of the first and second write currents obtained by the write current setting circuit together with temperature data, and a readout circuit

which reads out information held in the holding circuit according to a temperature,

wherein the write circuit supplies the first and second write currents based on the information read out from the holding circuit by the readout circuit.

24. The device according to claim 23, further comprising a data pattern generator which generates a data pattern to be written into the memory cell when optimum current values of the first and second write currents are searched for according to the temperature,

wherein the current setting circuit includes a comparator circuit which compares the data pattern generated from the data pattern generator with readout data read out from the memory cell and

15 a count circuit which counts the number of times which the result of comparison by the comparator circuit has indicated coincidence, and

the holding circuit holds information relating to current values of the first and second write currents obtained when the count number in the count circuit becomes maximum.

25. The device according to claim 11, wherein the current values of the first and second write currents are different from each other.

26. The device according to claim 11, wherein the write circuit changes a ratio of the current values of the first and second write currents according to a

temperature.

27. A control method of a semiconductor memory device comprising:

holding data relating to optimum values of first  
5 and second write currents respectively supplied to one  
of a plurality of word lines formed along a first  
direction and one of a plurality of bit lines formed  
along a second direction which intersects the first  
direction to write data into one of memory cells which  
10 includes magneto-resistive elements and are respec-  
tively arranged at intersections of the word lines and  
the bit lines in a holding section according to  
temperatures;

detecting a temperature at a write time;

15 reading out data corresponding to the detected  
temperature from the holding section; and

writing data into the memory cell by causing a  
word line current source and bit line current source to  
respectively supply first and second write currents of  
20 optimum values to the word line and bit line according  
to the data read out from the holding section.

28. The method according to claim 27, wherein the  
holding the data relating to the optimum values of the  
first and second write currents in the holding section  
according to temperatures includes:

writing a data pattern generated from a data  
pattern generator into a memory cell array by use of a

plurality of the first and second write currents;  
verifying data written into the memory cell and  
holding current values of the first and second write  
currents obtained when the number of memory cells into  
which data is correctly written becomes maximum in a  
first register together with temperature data; and  
changing a temperature and returning a process to  
the writing the data pattern into the memory cell  
array.

10       29. The method according to claim 28, further  
comprising initializing values of the first register  
and a second register before writing the data pattern  
into the memory cell array,

15       wherein the word line current source and bit line  
current source generate the first and second write  
currents based on the value held in the first register  
in the writing the data pattern into the memory cell  
array and

20       the verifying data written in the memory cell and  
holding the current values in the first register  
includes:

reading out data from a memory cell included in  
the memory cell array;

25       comparing data read out from the memory cell with  
the data pattern;

causing a counter to count up a count number  
thereof when data read out from the memory cell

coincides with the data pattern;

comparing the count number of the counter with the value held in the second register after the comparing data and causing the counter to count up for a preset number of memory cells included in the memory cell array are terminated;

rewriting the value of the second register into the count number of the counter and rewriting the value of the first register to a value corresponding to the current values of the first and second write currents used for the writing of the data pattern when the count number of the counter is larger than the value held in the second register; and

changing the current values of the first and second write currents and returning a process to the writing the data pattern.

30. A memory card comprising at least one semiconductor memory cell block,

the semiconductor memory cell block including:  
word lines formed along a first direction;  
bit lines formed along a second direction which intersects the first direction;

memory cells including magneto-resistive elements and arranged at intersections of the word lines and the bit lines;

a row decoder which selects at least one of the word lines;

a column decoder which selects at least one of the bit lines; and

5           a write circuit which supplies first and second write currents to a selected word line and selected bit line selected by the row decoder and column decoder respectively and writes data into a selected memory cell arranged at the intersection of the selected word line and the selected bit line, the write circuit changing the current values of the first and second 10 write currents according to a temperature change.

31. The card according to claim 30, further comprising a write current setting circuit which searches for optimum current values of the first and second write currents according to a temperature;

15           a holding circuit which holds information relating to the current values of the first and second write currents obtained by the write current setting circuit together with temperature data;

20           a readout circuit which reads out information held in the holding circuit according to a temperature; and

              a data pattern generator which generates a data pattern to be written into the memory cell when optimum current values of the first and second write currents are searched for according to the temperature,

25           wherein the write circuit supplies the first and second write currents based on the information read out from the holding circuit by the readout circuit,

the current setting circuit includes a comparator circuit which compares the data pattern generated from the data pattern generator with readout data read out from the memory cell; and

5 a count circuit which counts the number of times which the result of comparison by the comparator circuit has indicated coincidence, and

10 the holding circuit holds information relating to current values of the first and second write currents obtained when the count number in the count circuit becomes maximum.

32. A memory card comprising at least one semiconductor memory cell block,

the semiconductor memory cell block including:

15 word lines formed along a first direction;

bit lines formed along a second direction which intersects the first direction;

20 memory cells including magneto-resistive elements and arranged at intersections of the word lines and the bit lines;

a row decoder which selects at least one of the word lines;

a column decoder which selects at least one of the bit lines; and

25 a write circuit which respectively supplies first and second write currents to a selected word line and selected bit line selected by the row decoder and

column decoder and writes data into a selected memory cell arranged at the intersection of the selected word line and the selected bit line; the write circuit changing the current values of the first and second write currents according to a temperature change and changing one of the first and second write currents according to write data.

33. The card according to claim 32, further comprising a write current setting circuit which searches for optimum current values of the first and second write currents according to a temperature;
- 10 a holding circuit which holds information relating to the current values of the first and second write currents obtained in the current setting circuit together with temperature data;
- 15 a readout circuit which reads out the information held in the holding circuit according to a temperature; and
- 20 a data pattern generator which generates a data pattern to be written into the memory cell when optimum current values of the first and second write currents are searched for according to the temperature;
- 25 wherein the write circuit supplies the first and second write currents based on the information read out from the holding circuit by the readout circuit,
- the current setting circuit includes a comparator circuit which compares the data pattern generated from

the data pattern generator with readout data read out from the memory cell; and

a count circuit which counts the number of times which the result of comparison by the comparator

5 circuit has indicated coincidence, and

the holding circuit holds information relating to current values of the first and second write currents obtained when the count number in the count circuit becomes maximum.